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ABSTRACT 
This thesis provides a design for an interface card to 
be used in a Zenith Z-248 personal computer. The card will 
provide the hardware and firmware to provide a Local Area 
Network (LAN) interface conforming to the Manufacturing 
Automation Protocol (MAP) using the Institute of Electronics 
and Electrical Engineering (IEEE) 802.4 standard. This in-
terface card communicates on one side with the personal com-
puter XT and AT bus and on the other side with a fiber optic 
modem using the IEEE 802.4G standard. The heart of the . in-
terface card is the MC68824, a Motorola Token Bus Controller 
which provides the Media Access Control layer 
VLSI integrated circuit. 
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INTRODUCTION 
Lehigh University has implemented a state of the art 
fiber Local Area Network (LAN) in its Mohler Laboratory. 
This network will be used to interconnect the laboratories 
and offices to each other and to other computing facilities 
elsewhere on the main campus and to the Saucon Valley cam-
pus. It uses an ethernet protocol operating at a wavelength 
of 850 nanometers. Planned to be implemented using this ex-
isting fiber is the Manufacturing Automation Protocol (MAP) 
standard operating on a wavelength of 1300 nanometers. Also 
to be implemented on the 1300 nanometer wavelength will be a 
Technical and Office Protocol {TOP) network for interfacing 
various computing facilities in the building (1). 
The MAP LAN is being supported by many companies in the 
United States in an effort to provide some standardization 
for the growing trend of factory automation (2,3). Without 
this standardization an automated factory has many islands 
of automated machinery which can not communicate with each 
other. If automated machinery manufacturers provide a com-
patible computer interface, all the machines from . various 
manufacturers may be interfaced to a central computer 
system. This not only allows a central control point but 
allows for a central data collection point. 
A multi-vendor demonstration was assembled for the ENE 
'88i show (4). Several vendors used MAP 3.0 to show its use 
from customer order entry, through manufacturing design and 
2 
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piece parts manufacturing, parts supplier ordering and 
plastic part processing, to invoice generation and product 
assembly control. Some vendors were even networked off-site 
to their plant facilities in another city. 
An additional feature of MAP's Token-Passing Bus ar-
chitecture is that it allows flexibility in the lay of the 
interconnecting cables (5). Various lengths and configura-
tions may be used and changes can be made readily, such as 
at model change time. The result is that a large factory 
with many automated areas can be more finely tuned to work 
together as a system instead of as fragmented parts. 
The subject of this thesis is the design and implemen-
tation of an interface card to reside in a Zenith Z-248 per-
sonal computer. This card will provide in hardware the 
Media Access Control (MAC) layer (6) of the Open Systems In-
terconnection (OSI) Reference Model (7) as defined by the 
International Organization for Standardization (ISO). The 
output port of this interface card is connected to a fiber 
modem which is then connected to the fiber network. 
WHAT IS A MAP LAN? 
A LAN is a small network of computers, controllers, 
automated machinery, or other networks interconnected to al-
low the transfer of data between each. Usually the size of 
a LAN is restricted to a single building or factory. The 
MAP LAN uses a technique called a Token Passing Bus (8) to 
3 
allow the • various devices on the LAN to access the common 
bus without contention or interference. A LAN may use a 
telephone twisted pair cable, a coaxial cable, or more re-
cently an optical fiber for the transmission medium (9). An 
optical fiber network is currently installed in the Mohler 
Laboratory and an ethernet network has been implemented on 
it on the third floor. 
Although all the devices on the Token-Passing Bus can 
monitor all transmissions, none of them may transmit unless 
it has possesion of the "token" (10). The token is a unique 
data pattern which is passed from one device to another in 
turn. Each device in the system is assigned a unique iden-
tification number. As each device comes on line, it knows 
the next higher and the next lower identification number . in 
the system. The token is passed from the current device to 
the device with the next lower identification number until 
the lowest numbered device in the system gets it. Then the 
highest numbered device in the system is· passed the token. 
If a device has a message or messages to transmit, it 
must wait until it receives the token. Then it may transmit 
its message(s) up to a system determined amount of time. 
When it has transmitted all its pending messages or it has 
reached the maximum amount of time allotted per token pos-
session, it must pass the token to the next lower numbered 
device on the bus. 
4 
',• ',I ,. • ,. '• ,'' ' 
The subject of this thesis will allow the AT-class per-
sonal computer to be connected to the fiber MAP network. 
Also included are various token bus primitives to allow high 
level application programs to use the interface card (11). 
The application software to provide a complete communication 
path is not included. 
INTERFACE CARD BLOCK DIAGRAM AND CIRCUIT OVERVIEW 
Figure 1 shows the "Host/LAN System Interface Card 
Block Diagram". This is a simplified block diagram showing 
only the principal blocks 
between these blocks. 
and the . maJor interconnections 
The MPU is the brain of the LAN Interface Card and . lS 
responsible for the overall control of it. The control 
program instructions for the MPU are stored in 64K bytes of 
Read Only Memory (ROM). This ROM contains all the instruc-
tions which tell the MPU how to initialize the 128K bytes of 
Random Access Memory (RAM) and the Token Bus Controller 
(TBC). The RAM is used for temporary variable storage and 
for data buffering of messages passed between the Host 
System and the TBC. The MPU has a 20-bit address bus and a 
16-bit data bus available to interface to each of these. 
The address bus also goes to a decoder which generates the 
necessary chip selects for the ROM, the RAM, the TBC, and 
the Host to LAN/LAN to Host interfaces. 
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Eight a-bit latches are used as storage buffers to 
transmit information between the 16-bit LAN data bus and the 
16-bit Host data bus. The latches are used in sets of two 
to form a unidirection data path. Together, these latch 
sets provide two 16-bit buffers • 1n each direction. The 
first two sets of the latches are used to transfer control 
words between the two systems. The other two sets of 
latches are used to transfer words of data between the two 
systems. 
The Host's address bus drives a decoder to select 
either the set of control latches or the set of data 
latches. These eight latches allow the LAN Interface Card 
to operate independently of the Host system and prevent any 
unwanted interference by either. 
Also, as a part of the Host to LAN interface are the 
Interrupt and Direct Memory Access (OMA) circuits. When 
either the Host CPU or the LAN MPU write to the control 
latches, an interrupt is generated to let the other system 
know the control information is available. This provides 
for an efficient, low software overhead means of communica-
tions between the two systems. To provide a highly ef-
ficient data flow between the two systems, the data is 
transferred in 16-bit wide words • using OMA on the Host 
system side to reduce the amount of Host CPU time required. 
Since the LAN MPU is relatively lightly·loaded, it polls a 
third address during data transfer to determine when the 
Host CPU has written to or read from its data port. 
7 
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The MAC layer is supported by the Token Bus Controller 
(TBC). This Very Large Scale Integrated (VISI) device takes 
messages stored in the RAM buffers by the LAN MPU and trans-
mits them over an interface defined by the IEEE 802.4G stan-
dard. The TBC also receives messages from this interface 
and • in the RAM buffers such that the MPU can them stores 
then transfer them over the Host/LAN interface to the Host 
system. 
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THEORY OF OPERATION 
RESET 
When the personal computer user turns on power to the 
computer or manually presses switch SW7 in Figure 12, the 
power-up circuitry on the LAN Interface Card generates a 
RESET/ signal for the LAN MPU and TBC. The RESET/ signal 
forces the MPU to initialize. It loads its Stack Pointer 
with the 32-bit address at memory location O, then loads the 
Program Counter with the 32-bit address at memory location 4 
and starts executing the program code stored in LAN ROM at 
that address (13). This program initializes the buffer 
storage areas in LAN RAM and then writes initialization se-
quences to the TBC to prepare it to join the fiber bus. The 
MPU then waits to receive control information from the Host 
CPU. At this point the Interface Card has been initialized. 
However, it has not joined the token passing bus and can 
neither receive from nor transmit on the bus. 
When the Application Program is run on the Host System, 
it first transmits control information which tells the LAN 
MPU to setup the TBC to join the network. The Host System 
sends to the LAN MPU the bus identification number, which it 
passes along to the TBC. The TBC then follows the proper 
• 
protocol to join the network. 
When a station has the token it may generate a special 
frame to allow a new station to join the logical ring (8). 
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In its simplest form the station requests if any station 
between it and its current successor (the next lower num-
bered station in the logical ring) wants to join the logical 
ring. If the TBC's station number falls within this range 
it will request to become the other station's new successor. 
The TBC sets its next successor to the other station's old 
successor. Now the TBC is a member of the logical ring and 
may be passed the token. 
After the TBC has successfully joined the network it 
informs the LAN MPU. The MPU then sends status information 
to the Host CPU to inform it that the connection to the 
network has been successfully completed. 
HOST TO LAN CONTROL/STATUS AND DATA TRANSFER 
The interface between the Host and the LAN consists of 
two 16-bit word data paths. The first path from the Host to 
the LAN is shown in Figure 9 and is selected by the Host CPU 
when it addresses the port selected by switches SW2 and SW3 
which asserts LANADDR/ as shown in Figure 3. The reverse 
path . 1S selected by the LAN MPU when it addresses 60000H 
which asserts LANBUFAD/. This is the for . passing address 
16-bit Control/Status information between the Host and the 
LAN. This address generates the higher level priority . in-
terrupt to the LAN MPU. 
The lower priority level interrupt is for 16-bit data 
transfer between the Host and the LAN. It is selected by 
10 
the Host CPU addressing the port selected by switches sw2 
and SWJ plus 2 which asserts LAN_ADDR+2/ as shown in Figure 
J. Since its a lower priority, an ongoing data transfer 
between the Host and the LAN can be interrupted by either 
the Host CPU or the LAN MPU writing a control word to 
generate LAN_ADDR/ or LANBUFAD/. 
The Host side of the control/status port is interrupt 
driven. This provides a more reliable interface to the Host 
than a polling routine, for example, to insure that its ser-
vice routine can be accessed quickly, and at the same time 
reducing the software overhead of the Host CPU. The Host 
side of the data transfer port is DMA driven. This provides 
a rapid means of moving data from the Host input/output port 
to Host memory and does not require the Host CPU interven-
tion during the transfer. 
When the Host wants to initiate a transfer to the LAN, 
such as the initialization sequence to the LAN MPU, it fol-
lows this procedure: 
1) Write the initialization word to the Con-
trol/Status latches in Figure 9 selected by 
Host port number IANADDR and request a transfer 
of "n" words of initialization data. 
2) Wait for the interrupt generated by the acknow-
ledge from LAN MPU which includes how many 
words may be transferred. This number is "m" 
where "m" is less than or equal to "n". This 
11 
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information is written to the ·control/Status 
latches selected by LANBUFAD. 
3) Write the number of words required for the LAN 
initialization or the number allowed by the LAN 
MPU acknowledge, whichever is less, to the Data 
Transfer latches in Figure 10 selected by Host 
port number LANADDR+2 using DMA transfer of 
data. 
4) Wait until acknowledge is received from LAN MPU 
at LANADDR. Again, when the LAN MPU writes to 
the Control/Status latches in Figure 9, an 
terrupt to the Host CPU is generated. 
. 1n-
During the time the Host is executing the above steps, 
the LAN MPU executes the following: 
1) The initial write to the Control/Status latches 
in Figure 9 selected by Host port number 
LANADDR generates an interrupt to the LAN MPU. 
The LAN MPU responds by reading the word from 
the latches selected by LAN MPU address LAN-
BUFAD. 
2) The LAN MPU determines the Host . lS requesting 
to send it "n" words of initialization informa-
tion. This data will- appear at IAN MPU address 
LANBUFAD+2. 
3) The IAN MPU determines that it can buffer "m" 
words of data from the Host, where "m" is less 
12 
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than or equal to "n" as requested by the Host 
CPU. It acknowledges the request by writing to 
the Control/Status latches at address LANBUFAD 
that it can receive "m" words of data. 
4) The LAN MPU reads the "m" words of data from 
the Data Transfer latches selected by the ad-
dress LANBUFAD+2 in Figure 10. 
5) The LAN MPU completes the Interface Card 
initialization and writes a successful acknow-
ledgement to the Control/Status latches 
selected by the Host CPU at LANBUFAD. 
While the above specifically indicates how the LAN 
initialization is accomplished, the data transfer and any 
other control sequences initiated by the Host to the LAN 
follow the same procedures. 
LAN TO HOST CONTROL/STATUS AND DATA TRANSFER 
Interrupts are used by each system on its respective 
side when the other system wishes to send control or status 
information. The actual data transfer is most efficiently 
handled by a OMA channel on the Host side. The LAN MPU 
writes a control word to LANBUFAD to tell the Host CPU to 
prepare- to receive a block of data. The Host CPU programs a 
DMA channel to transfer the block of data. When the LAN MPU 
writes a word to IANBUFAD+2 it asserts a OMA request. The 
hardware OMA reads the word and st1:>res it in the buffer area 
13 
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in memory designated.-by the Host CPU. When it has received 
the entire block, the DMA unit will set the "TC", Terminal 
Count bit its status register for the DMA Channel • 1n 
selected. The Host CPU polls the DMA Controller Status 
Register and waits until the "TC" bit is set. 
When the LAN MPU wants to transfer a block of data to 
the Host CPU, it follows this procedure: 
1) Write a data transfer request for "n" words of 
data to the Control/Status latches in Figure 9 
selected by the LAN address LANBUFAD. 
2) Wait for the interrupt generated by the Host 
CPU writing an acknowledge to be received at 
the Control/Status latches selected by LAN-
BUFAD, which includes how many words may be 
transferred. This number is "m" where "m" . lS 
less than or equal to "n". 
3) Write "m" number of words to the Data Transfer 
latches in Figure 10 selected by LAN MPU ad-
dress LANBUFAD+2. 
4) Wait for the interrupt generated by the Host 
CPU writing an acknowledge to the Con-
trol/Status latches at LAN MPU address LAN-
BUFAD. 
During the time the LAN MPU is executing the above 
steps, the Host CPU executes the following: 
14 
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1) The initial write to the Control/Status latches 
in Figure 9 selected by IAN MPU address IAN-
BUFAD generates an interrupt to the Host CPU. 
2) The Host CPU responds by reading the control 
word from the Control/Status latches at port 
LANADDR and determines it is requested to 
receive "n" words of data from the LAN MPU. 
3) The Host CPU determines that it can buffer "m" 
words where "m" is less than or equal to the 
"n" words as requested by th LAN MPU. 
4) The Host CPU writes to the OMA Controller to 
set it up to transfer "m" words of data from 
the Data Transfer latches in Figure 10 selected 
by Host port number LANADDR+2 to a receive 
buffer set up by the Host CPU. 
5) The Host CPU writes an acknowledge to the Con-
trol/Status latches selected by LANADDR that it 
can receive "m" words of data. The Host CPU 
then polls the OMA Controller until the "TC", 
Terminal Count bit is set for the DMA Channel 
selected. This tells the Host CPU that the 
transfer of "m" words of data is complete. 
6) Upon successful reception of the "m" words of 
data, the Host CPU writes an acknowledge to the 
Control/Status latches at Host port address 
IANADDR. 
15 
•., 
' I 
tt I,,:,-.,;, i'i ;l'-•,,, t •• 
This completes the transfer of data from the LAN Interface 
Card to the Host System. 
16 
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LAN INTERFACE CARD CIRCUIT DESCRIPTION 
The Theory of Operation section presented a overview of 
how the LAN Interface Card transfers blocks of data to and 
from the Host System. This section provides a detailed 
description of the LAN Interface Card circuitry. Each sig-
nal and each device and its function in the circuit 
schematics will be described. The detailed description will 
follow the block diagram shown in Figure 1. The flow will 
be approximately from left to right in the diagram which is 
from the Host interface to the MODEM interface. This car-
responds generally to a right to left direction of the 
devices on the LAN Interface Card Assembly drawing in Figure 
18. 
HOST/LAN SYSTEM BLOCK DIAGRAM 
Figure 1 shows a block diagram of the LAN Interface 
Card between the Host computer system and the fiber modem. 
The blocks show in general the interconnection of the 
various circuits on the LAN Interface card. The communica-
tion with the Host is via an interrupt and OMA driven inter-
face • using the 16-bit Data Bus of the Zenith AT-class corn-
puter. The central point of control for the LAN Interface 
card is the 16-bit MPU with 64K bytes of program ROM and 
128K bytes of RAM for variable storage and buffer storage 
area. The communication to the fiber modem uses a single 
VLSI integrated circuit, the Motorolla Token Bus Controller 
17 
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(TBC). The connection to the fiber modem meets the In-
stitute of Electrical and Electronics Engineers (IEEE) 
802.4G (8) standard interface requirements. 
HOST BACKPLANE CONNECTORS SIGNALS 
Figure 2 shows the signals used by the LAN Interface 
Card to communicate to the Host system. Since the card uses 
16-bit data I/0, some signals on both the PC XT compatible 
connector and the PC AT compatible connector are used. 
These signals connect to the LAN Interface Card via the two 
board edge connectors. These signals are available on any 
IBM PC AT class computer. 
HOST TO LAN BASE ADDRESS DECODER 
The Host to LAN Base Address Decoder schematic is shown 
in Figure 3. Since the LAN is addressed in I/0 address 
space, only Host addr~ss signals AO-Al3 (address space o 
3fffH) are necessary to be decoded (14). Only LAN ADDR/ and 
LAN_ADDR+2/ are used by the Host to communicate with the LAN 
Interface Card. The base address of the LAN port 
(LAN_ADDR/) is established by setting the dip switches SW2 
and SW3 to the desired binary address. An example of a 
possible undesignated port address to use is 2c8H (14). 
Pullup resistors on the Q inputs to IC2 and IC3 insure an 
input connected to an open switch is at a logic one. When 
the Host address bus A3-A15 is the same as the settings of 
18 
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SW2 and SW3 and ALE is low to validate that the address bus 
is stable, pin 15 of IC22 will go low. Host address signals 
Al and A2 are used with IC22 to select one of four 16-bit. 
word wide I/0 ports. 
HOST TO LAN/LAN TO HOST INTERRUPT INTERFACE 
Figure 4 shows the schematic of the Host to LAN/LAN to 
Host Interrupt Interface. During the Host system power-up 
or a hardware reset, H_RESET/ will be asserted to insure the 
flip-flops of IC7 are reset. When the Host performs an I/0 
write to the selected address of the LAN, pin 8 of IC7 will 
assert HOSTINTRl/ on the rising edge of the I/0 write sig-
nal. When the LAN MPU acknowledges the interrupt, 
HOSTINTRlACK/ will be asserted resetting the HOSTINTRl/ sig-
nal. 
When the LAN MPU writes to LANBUFAD/, pins 4 and 5 of 
IC4 go low forcing . pin 6 of IC4 low. At the end of the 
write cycle, pin 5 of IC4 will go high forcing pin 6 of IC4 
high. This causes . pin 3 of IC7 to go high which clocks 
through the high on pin 2 of IC7 to appear as a high at . pin 
5 of IC7. The appropriate Host interrupt is selected by 
closing one of the switches in SW4. During the interrupt 
servicing, the selected LAN_ADDR/ is read during an I/0 
read. This operation will reset the first IC7 flip-flop and 
remove the selected Host interrupt request. 
21 
• 
. ' 
'\ 
,·· 
,· 
( 
i 
\. 
~:-
\ .. 
f\) 
f\) 
tzJ 
.... 
~ 
t1 
CD 
.,:. 
• 
:x: 
0 
en 
8 
rt 
0 
~ 
' ~ 
rt 
0 
:x: 
0 
en 
8 
H 
::, 
rt 
(D 
11 
a 
tt, 
rt 
H 
::, 
rt 
(D 
11 
H) 
s» 
n 
(D 
• 
sw .. 
DIPSW 
H_IRQ 
H-IRQle 
H_IRQ11 
H-1RQ12 
H_IRQ13 
H_IR014 . 
H_RESET/ 
H_IOR/ 
H_IOW/ 
LAN_AOOR/ 
:•, .. ·, 
., 
'"· ,. 
ucc 
.. lC7 4'LS74 ucc 
5 IC .. 
74LS32 
6 3 6 4 LANBUFAO/ Q CLC 5 R/1:J 
1 
IC6 
74LS08 
3 
IC4 
9 74LS32 
10 8 
IC7 
vcc 74LS74 
IC4 12 9 
12 74LS32 
13 11 11 cc a 8 H0STINTR1/ 
1 
IC6 3 
4' 74'LS88 
5 6 
H0STINTR1ACI</ 
' .. •,, 'f. I·'· 
.~ 
. ' 
.. '~ !, :. ·. i· 1 • ·-,. • ·, '\. 
HOST TO LAN/LAN TO HOST DMA/lNTERRUPT CIRCUIT 
Shown in figure 5 is the second part of the Host to LAN 
Interface Card communication connection. During the Host 
system power-up or a hardware reset, H RESET/ will be as-
serted to insure the flip-flops of IC13 are reset. When the 
Host performs an I/0 write to the selected address of the 
LAN+2, pin 13 of IC5 will assert HOSTINTR2/ on the rising 
edge of the I/0 write signal. During the course of the LAN 
MPU acknowledging the interrupt, H0STINTR2ACK/ will be as-
serted, resetting the H0STINTR2/ signal. 
When the LAN MPU writes to address LANBUFAD+2, pin 4 of 
IC5 goes low and pin S of !CS goes low. On the rising edge 
of pin 6 of !CS a logic high is clocked into IC13 and pin S 
of IC13 will go high. SWl is used to select which of the 
three available OMA Request lines is asserted by . pin s of 
IC13. During the OMA Request servicing routine, the 
selected LAN_ADDR+2/ is read during an I/0 read. With pin 9 
of IC5 low and pin 10 of IC5 low, pin 10 of IC6 will go low 
and force a clear on pin 1 of IC13 to reset the OMA Request. 
LAN INTERRUPT CONTROL CIRCUITS 
The LAN Interrupt Control Circuits are shown in Figure 
6. The LAN MPU supports three interrupts, one from the 
Token Bus Controller (TBC) and two from the Host System In-
terface. The highest priority interrupt is generated by the 
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Figure 6. I.AN Interrupt Control Circuits. 
TBC. This helps to insure data is not lost because the TBC 
could not gain control of the LAN data bus. Also, the Host 
cannot interrupt the TBC while it is using the LAN data bus, 
such as during a transmission to or reception from the Token 
Passing Bus. 
When an interrupt occurs it is not made immediately 
available to the MPU. IC24 synchronizes the assertion of 
the interrupt by using MPUCLK to clock the signal through to 
the output of IC24 (15). IC25 then prioritizes the inter-
rupts and places the highest value on its outputs. These 
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signals when non-zero indicate to the MPU an interrupt is 
pending and the binary value of the one with the highest 
priority. The MPU at the end of the current instruction 
will honor the interrupt if it is greater than the current 
level or if no other interrupts have occurred. The MPU will 
assert FCO-FC2 high and place on address signals Al-A3 the 
level interrupt that it is acknowledging. When the AS/ sig-
nal . 1S TBCIACK/, will the asserted assert IC26 
H0STINTR1ACK/, or H0STINTR2ACK/, whichever generated the 
current interrupt. 
LAN INTERRUPT VECTOR ADDRESS 1 
The LAN Interrupt Vector Address 1 block is shown . in 
Figure 7. When the MC68010 MPU responds to a hardware in-
terrupt, it expects to have a Vector Number placed on the 
Data Bus (DO-D7 only) (13). This Vector Number may be 
selected by setting the proper value with dip switch SW5. 
When the HOSTINTRlACK/ signal is asserted, the value 
set by dip s~itch SW5 will be put on the Data Bus (D0-D7). 
A DTACK/ signal will be asserted to tell the MPU that the 
proper Vector Number is on the Data Bus. 
The MPU then saves the current Program Counter (PC) 
value and Stack value and and uses the Vector Number to load 
the address of the interrupt service routine from the Vector 
Table into the PC and begins execution of the interrupt ser-
vice routine. 
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LAN INTERRUPT VECTOR ADDRESS 2 
The LAN Interrupt Vector Address 2 block is shown in 
Figure a. This circuit block is nearly identical to the LAN 
Interrupt Vector Address 1 block shown in Figure 7. The 
only difference is this circuit is active during 
H0STINTR2ACK/ instead of during H0STINTR1ACK/. It is used 
by the LAN MPU to read the vector number for the interrupt 
service routine for the H0STINTR2 interrupt. 
behaves the same as described for Figure 7. 
HOST/LAN CONTROL/STATUS TRANSFER LATCHES 
The hardware 
Figure 9 shows the four 8-bit latches and their glue 
logic to allow a 16-bit word bidirectional data path between 
the Host System and the LAN Interface Card. IClO and IC12 
provide a means of latching data from Host System to LAN. 
Data is impressed on the Host Data Bus H DO-H D15 during a 
Host I/0 write to the address which asserts LAN_ADDR/. Pin 
11 of IClO and pin 11 of IC12 will go high with rising edge 
of the Host I/0 write signal latching the data at the eight 
D inputs of IClO and ICll. 
The Q outputs of IClO and IC12 are not enabled until 
the LAN MPU reads from address LANBUFAD/. Pin 8 of IC18 is 
low during a read cycle. Pin 1 of IClO and pinl of IC12 
will be low during a read and when LANBUFAD/ is low enabling 
the stored data in IClO and IC12 to be output onto the LAN 
data bus. 
28 
t-tj 
~-
\.Q 
C 
11 
ro 
00 
• 
~ 
H 
::, 
rt 
ro 
t'i 
t'i 1 C 
"O 2 
rt 3 
< .. ro s () 
6 rt 
t\) 0 7 ~ 11 
8 ):ii 
°' 
-=-=-
°' 11 ro 
Ul 
Ul 
t\) 
• 
' -.t 
SW6 
vcc 
T 1 
I 
' . 
RP6 
'4. 7K 
> > "4> > ~> > ;JI> ~> ?./' ~ >)' > ~<' DIPSW • > • > . > .> • > .> . ~ . > 2 3 ~ 5 6 · 7 8 9 
IC33 
7 .. LS373 
'V 
.J 
'V 
.J 
'V 
J 
J 
J 
16 
\, 
15 
\, 
1 .. 
\, 
13 \, 
-\., 
12 
11 
18 80 
17 70 
1 
.. 60 
13 SD 
--11~:-.-~~~~~~~..--+---1r---,-~~:::,8 .. o 
~.:..:.~--------...---,-~---~
7 30 
--'~----------...... --,~~~ .. 20 
~ 
- 10 
\., 
~ 9 
-
--4=-----------~-------,3 10 
80 19 07 
70 16 06 
60 lS OS 
so 12 o .. 
.. o 9 03 
30·~6-----------02 
20 S 01 
10 2 00 
EN OE vcc 
vcc 
T 
I J 
l 1 
l IC16 
7 .. 07 
II 
{R20 
:'>330 
S"' 6 
-v--
lC17 
7 .. LS125 
12 '>-1 __ 1 _ ~---DTACK/ ~~ 
13 
----------~HOSTINTR2ACK/ 
.,_. 
t-Ij 
..... 
\Q 
C 
t1 (D 
\.0 
• 
::x: 
0 
C/) 
8 
' ~ 
z 
() 
0 
::l 
rt 
11 
0 
~ 
' C/) w rt 
0 ~ 
rt 
C 
(/) 
8 
11 
~ 
::l 
(/) 
H) 
CD 
t1 
~ 
~ 
rt 
() 
::r 
.. CD 
(/) 
• 
H_07 
H_06 
H_OS 
H_D"4 
H_03 
H_02 
H_Ol 
H_00 
H_IOR/ 
LAN_AO 
H_015 
H_Ol .. 
H_013 
H_012 
H_Oll 
H_Ol0 
H_09 
H_08 
OR/-
19 
16 
15 
12 
9 
' 5 
2 
18 
17 
l"4 
13 
8 
7 
... 
3 
IC8 
l 7"4LS32 
rV3 
IC8 
"4 7"4LS32 
19 
~6 16 
15 
12 
9 
6 
5 
2 
18 
17 
1'4 
13 
8 
1 
.. 
3 
IC9 
7'4LS374 
:o ,: 
70 ,:... 
:o ,: 
:o r_.-
--
40 ~ 
·-
30 3• 
-
20 2:: 
10 1: 
OE CK 
y1 1 
1 
IC10 
7"4LS37"4 
80 8C 
70 r:. 
:to 6: 
':';O r.r-J-
"40 "4( 
30 3.: 
20 2: 
10 10 
CJ< 0£ 
11 1 1 
ICll 
7"4LS37"4 
80 80 
70 7C 
,;:a 6C 
~a r~ .J~ 
"40 "40 
30 30 
20 20 
10 10 
0£ CK 
y1 1 
l 
IC12 
7"4LS374 
80 9; 
70 1: 
:o ,: 
so r-.,'!,. 
40 .. : 
30 3C 
20 2; 
10 1: 
CJ< OE 
11 1 1 
18 
17 
1'4 
13 
8 
7 
.. 
3 
19 
16 
15 
12 
9 
6 
5 
2 
18 
17 
H 
13 
8 
7 
... 
3 
19 
1, 
15 
12 
9 
' 5 
2 
~ 1 I J o /I 
IC8 
7"4LS32 
8 9 
~ 
IC8 
7"4LS32 
11 12 113 
IC"40 
7"4LS0"4 
I 
2 _<}!-
07 
06 
05 
o-. 
03 
02 
01 
00 
015 
014 
013 
012 
011 
010 
09 
08 
' . 
During a LAN write cycle with address LANBUFAD/ 
selected, the clock inputs to IC9 and ICll will be low. Pin 
11 of IC9 and pin 11 of ICll will rise and latch the data at 
each of their eight D inputs at the end of the LAN write 
cycle. 
The data latched into IC9 and ICll is stored but not 
put on the Host Data Bus until an I/0 read with LAN ADDR/ 
asserted. At that time pin 1 of IC9 and pin 1 of ICll will 
be low and the stored data will appear on H DO-H D15. 
HOST/LAN DATA TRANSFER LATCHES 
Figure 10 shows four more latches which operate 
similarly to IC9, IClO, ICll, and IC12. The only dif-
ferences are the addresses used to select the latches. The 
address enabling LAN_ADDR+2/ is the Host I/0 address for 
this set of latches. The address asserting LANBUFAD+2/ . lS 
the corresponding LAN address for these latches. These are 
the latches which transfer the 16-bit bidirectional data 
between the Host System and the LAN Interface Card. 
LAN TO HOST ADDRESS DECODER AND DTACK CIRCUITS 
Shown in Figure 11 is the schematic of the LAN to Host 
Address Decoder and LAN DTACK circuits. Since the largest 
consecutive address space required by the LAN system is the 
128K bytes of RAM, that was chosen as the minimum segment 
size for the address decoder. Thus, address bits A17-Al9 
are used as inputs to the address decoder, IC14. These bits 
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determine which one of the possible eight segments are 
selected. Since this is a simple system, the use of address 
bits A20-A23 to validate the address space was not used to 
help simplify the circuitry. Table 1 shows the memory map 
Decimal 
24,567K 
Description Hexadecimal 
----------------------------- OFFFFFF 
Not Used 
384K ----------------------------- 0060007 
LAN Transfer Buffer Address 
384K ----------------------------- 0060000 
TBC base address 
256K ----------------------------- 0040000 
LAN RAM 
128K ----------------------------- 0020000 
Not Used 
64K ----------------------------- 0010000 
LAN EPROM 
OK----------------------------- 0000000 
Table 1. Memory Map of I.AN Interface Card. 
for the I.AN Interface Card. 
When LANROM/ or LANRAM/ is asserted or either pair of 
the Information Transfer Latches are accessed, one of the 
DTACK/ circuits is enabled. A data transfer acknowlege sig-
nal is required by the MPU for each read or write operation. 
The minimum time from the EPROMs, IC31 and IC32 as 
shown in Figure 14, receiving chip select to the MPU ex-
pecting valid data is approximately 140 nanoseconds. To use 
EPROM devices with 200 nanoseconds access time, one wait 
state is inserted by the circuitry around IC15. This in-
creases the access time to approximately 240 nanoseconds. 
During a write to the RAM devices, ICJ4, ICJ5, IC36, and 
IC37 as shown in Figure 15, the minimum access time is ap-
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proximately 40 nanoseconds. The same one wait state • cir-
cuitry around IC15 enables the access time to be stretched 
to 140 nanoseconds to allow the use of 100 nanoseconds ac-
cess time RAM devices. 
The one wait state is added in the following manner. 
When either the RAM or the EPROM devices are selected by as-
serting LANRAM/ or LANROM/, the clear signal is removed from 
both flip-flops . 1n IC15. On the next rising edge of the 
MPUCLK signal, logic • loaded and appears at the Q a one lS 
output . 5 of IC15. On the rising edge of the next on pin 
MPUCLK signal, logic . loaded and appears logic a one 15 as a 
at the Q/ output on pin 8 of IC15. The result . the zero 15 
addition of 100 nanoseconds before the assertion of the 
DTACK/ signal. 
DTACK/ is generated when pin 8 of IC15 goes low. This 
causes the open collector output pin 8 of IC16 to go low. 
This pulls pin 1 of IC17 low enabling output pin 3 of IC17 
to be low and generating the DTACK/ signal. This also pulls 
pin 18 of IC6 low forcing pin 11 of IC6 low and holding it 
low, preventing any further clocking by the MPUCLK signal. 
When the AS/ signal goes high the LANRAM/ or LANROM/ 
signal goes high f~rcing pin 8 of IC18 low and clearing the 
two flip-flops. This forces pin 8 of IC15 high, forcing pin 
3 of IC17 high and causing pin 8 of IC16 to turn off. R2 
pulls pin 1 of IC17 high disabling the output at 
IC17. 
35 
• pin 3 of 
t' l 
·.,~ 
. ' 
When address signals A17-A19 select output Y3, pin 12 
of IC14, to go low, the second DTACK/ circuit is enabled. A 
low on pin 13 of IC16 forces pin 12 of IC16 low which pulls 
pin 10 of IC17 low. This enables the gate and the low on 
pin 9 of IC17 is passed through to pin 8 of IC17 generating 
the DTACK/ signal. When AS/ goes high forcing pin 12 of 
IC14 high, pin 13 of IC16 goes high turning off the output 
on pin 12 of IC16. At the same time output pin 8 of IC17 
goes high. Pullup resistor Rl8 pulls pin 10 of IC17 high 
disabling output pin 8 of IC17. 
LAN BUS EXCEPTION AND CLOCK GENERATION 
Figure 12 shows the support circuitry for the LAN MPU, 
a Motorola MC68010 (15). Xl is a 20 MHz crystal controlled 
oscillator. Its output goes to a 4-bit counter on pin 1 of 
IC20. The oscillator signal divided by 2, pin 3 of IC20, is 
the 10 MHz clock signal for the MC68010 MPU in Figure 13 and 
the ROM and RAM DTACK/ circuit in Figure 11. The oscillator 
signal divided by 32, pin 11 of IC20, is the clock input 
signal to the Bus Exception Circuit comprised of IC28 and 
IC29. The Bus Exception Circuit prevents the MPU from 
waiting for a DTACK/ which for some reason fails to be as-
serted. 
The clear signal is removed from pin 1 of IC28 and the 
D input pin 4 of IC28 goes high when AS/ goes low. After 32 
clocks by the 20 MHz oscillator, pin 11 of IC20 will go low. 
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This will clock the high a pin 4 of IC28 to pin 2 and pins 
of IC28. After 32 more clocks pin 11 of IC20 will go low 
• This will clock the high at pin 5 of IC28·: through to again. 
pin 7 and pin 12 of IC28. After 32 more clocks . 9 of pin 
IC28 • low • which clocks the high at • 12 is goes again, pin 
through to pin 10 and pin 13 of IC28. Finally, after 32 
more clocks by the 20 MHz oscillator, pin 11 again goes low 
clocking the high on pin 13 to cause output pin 14 to go 
low. This asserts BERR/ to signal to the MPU the error con-
dition. 
The low on pin 14 of IC28 will cause the output pins 6, 
7, and 9 of IC29 to output a 010 value on BECO, BECl, and 
BEC2 to inform the MC68824 TBC of the error condition. Pin 
14 of IC28 also connects to the MC68010 MPU to inform it of 
the bus error condition. This assumes that no higher 
priority signal goes low at the inputs to IC29. So BERR/ on 
the MPU will be asserted 128 (20 MHz clock cycles, or 64 MPU 
·10 MHz clock cycles) after AS/ is asserted if no DTACK/ sig-
nal is generated. 
Switch SW7 provides a means of providing a reset signal 
to the LAN MPU and TBC independent of the host system. The 
. 
switch is debounced by the two NANO gates of IC18. Pin 3 of 
IC18 goes low when SW7 is operated. This causes pin 2 of 
IC16 to go low which asserts RESET/ to the MPU and causes 
pin 6, pin 7, and pin 9 of IC29 to provide a 111 value on 
BECO, BECl, and BEC2 of the TBC. 
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At power initialization to the host system IC19 and its 
associated circuitry provide RESET/ and HALT/ signals to the 
MPU and TBC. When VCC is applied the level on pin 8 of IC19 
rises with a time constant set by R3 and Cl. When the level 
on pin 8 reaches 1/3 of VCC, pin 9 of IC19 goes high and 
remains high for approximately 500 milliseconds, as set by 
the value of RS and CJ. Pin 10 of IC40 goes low causing pin 
4 and pin 6 of IC16 to go low. This causes HALT/ and RESET/ 
of the LAN MPU to be asserted. Since both pin 1 and . pin 7 
of IC29 go low, only the higher priority value is output on 
AO - A2. Pin 6, pin 7, and pin 9 will have the value 111 
which informs the TBC of the reset condition. 
MPU SIGNALS INTERFACE 
Figure 13 shows the signals which interface to the LAN 
MPU, a Motorola MC68010. R18 is used to insure a logic 1 on 
the unused VPA/ input to the MPU. An explanation for the 
other signals associated with IC27 are referenced in one or 
more of the other figures. 
LAN ROM (64K BYTES) 
Figure 14 shows the schematic of the 64K bytes of LAN 
EPROM. These are the non-volatile program storage areas for 
the LAN Interface Card. These devices contain the 
initialization intructions code for the MPU and the TBC as 
described in the Circuit Overview section. When the MPU ad-
dresses a location in the address space allocated to these 
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devices, LANROM/ is asserted. The read signal is normally 
high, thus, pin 9 of IC39 is low. When IANROM/ is asserted 
it causes pin 8 of IC39 to go low and pull low each chip 
enable pin 20 of .the EPROMs. With the adress signals Al-Al5 
appearing at the address inputs of IC31 and IC32, when LDS/ 
and/or UDS/ are asserted by the MPU, the corresponding data 
outputs, D0-07 and/or 08-015 are output onto the 16-bit MPU 
data bus. 
LAN RAM (128K BYTES) 
The schematic for the 128K bytes of static RAM is shown 
in Figure 15. When the LAN MPU places a value on the ad-
dress bus which asserts LANRAM/, one or two of IC34, IC35, 
IC36, or IC37 will be selected. The devices are interleaved 
in way such that no adjacent memory locations are . 1n a 
single device. The interleaving is such that consecutive 
memory storage locations in a single device are every four 
memory address locations by the LAN MPU. Consecutive words 
will be in alternate banks of IC34 and IC35, then IC36 and 
IC37. When Al is low IC34 and/or IC35 may be selected by 
asserting LOS/ and/or UDS/. Similarly, when Al is high IC36 
and/or IC37 may be selected by asserting LDS/ and/or UDS/. 
Data is read from one of the integrated circuits if and only 
if OE and CE are simultaneously low. Data is written to one 
of the RAM devices if and only if WE and CE are low at the 
same time. Static RAMs were chosen to provide a simple low 
device count high speed memory circuitry. 
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TOKEN BUS CONTROLLER SIGNALS 
Figure 16 shows the signals used by the Token Bus Con-
troller (TBC), the MC68824. This single integrated circuit 
implements in hardware the media access control (MAC) por-
tion of the Token Passing Bus Protocol described in IEEE 
802.4 standard. X2 is the 12 MHz crystal controlled oscil-
lator which provides the clock input to the TBC. The 
resistors RlO through R17 assure that the signal lines to 
which they are connected are pulled to a logic high if all 
outputs connected to their signal lines are tri-stated. The 
TBC shares most of these signals with the LAN MPU. It also 
shares the same 24-bit address bus Al-A23 and 16-bit data 
bus D0-015 with the LAN MPU. During its operation the TBC 
is sometimes a peripheral to the LAN MPU and sometimes the 
bus master when granted such by the MPU. 
The signals in the lower left of the Token Bus Con-
troller Signals block provide the interface signals to the 
external physical layer (the fiber modem circuitry.) 
MODEM INTERFACE CONNECTOR SIGNALS 
Shown in figure 17 is the schematic of the 40-pin DIN 
connector used to connect the LAN Interface Card to the ex-
ternal fiber modem. The signals on this connector conform 
to the IEEE 802.4G standard. 
LAN INTERFACE CARD ASSEMBLY DRAWING 
_Figure 18 is the assembly drawing for the LAN Interface 
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Figure 17. Modem Interface Connector Signals. 
Card. It shows the location of the various integrated cir-
cuits, switches, resistor packs, and connectors. The layout 
of the board was influenced somewhat by the use of an off-
the-shelf wire-wrap development board. Essentially, the 
Host signals enter and are used by the devices in the right 
~ 
half of the board. Most of the circuitry in the left half 
of the board is associated the LAN MPU and TBC. 
All the components shown in Figure 18 are-single compo-
nents (integrated circuit, resistor, resistor pack, 
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capacitor, etc.) except for the devices labeled MCPl, RP4, 
and RPS. The Miscellaneous Component Package is several 
capacitors and resistors installed in a 16-pin 600 mil dual 
inline component carrier. Figure 19 shows the component 
-4 N 
N -
-4 -
L,) ~ <X) 
Figure 19. Miscellaneous Component Package. 
placement for this package. These are miscellaneous compo-
nents associated with the LAN MPU RESET circuitry, which are 
easier to handle and wire-wrap when installed in a connector 
·rather than as individual parts. 
In a similar manner, Figure 20 shows the resistor 
values for RP4 and RP5. RP4 contains 13 of the pullup 
resistors shown in Figure 16 and associated with the TBC and 
LAN MPU interfaces. RP5 contains two pullup resistors Rl9 
and R20. Combining these devices together, reduces board 
space requirements and is slightly easier to install. 
Table 2 contains a list of all the components 
referenced in preceding schematic drawings and discussed in 
the preceding sections. 
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1 
1 
1 
1 
1 
6 
3 
2 
2 
1 
2 
1 
2 
9 
1 
2 
2 
4 
1 
1 
1 
1 
1 
2 
1 
2 
2 
5 
2 
2 
4 
7 
1 
6 
1 
741.SOO 
74LS04 
7407 
74LS08 
74LS20 
74LS32 
74LS74 
74LS125 
74LS138 
74LS139 
74LS148 
74LS175 
74LS373 
74LS374 
74LS393 
74LS688 
27256 
62256 
- QUAD TWO INPUT NANO 
HEX INVERTER 
- HEX BUF. W/ HIGH VOLT. OUTPUT 
QUAD 2 INPUT AND GATE 
- DUAL 4 INPUT NANO GATE 
- QUAD 2 INPUT OR GATE 
- DUAL D FLIP-FLOP 
- QUAD BUS DRIVER W/ TS OUTPUT 
- 3 TO 8 DECODER 
- DUAL 2 TO 4 DECODER 
- 8 TO 3 LINE PRIORITY ENCODER 
- HEX D FLIP-FLOPS WITH CLEAR 
- OCTAL TRANSPARENT LATCH 
- OCTAL FLIP-FLOP 
- 4-BIT BINARY COUNTER 
- 8 BIT COMPARATOR 
- UV ERASABLE PROM 32KX8 
- STATIC RAM 32KX8 
MC3456 - DUAL TIMER CIRCUIT 
MC68010 - 16 BIT MICROPROCESSOR 
MC68824 - TOKEN BUS CONTROLLER 
X0-43B - CRYSTAL CLOCK OSC., 20 MHZ 
X0-43B - CRYSTAL CLOCK OSC., 12 MHZ 
CAPACITOR,0.1 
CAPACITOR,0.47 
RESISTOR PACK,lOK 
RESISTOR PACK,4.7K 
RESISTOR,lOK 
RESISTOR,lK 
RESISTOR,lM 
RESISTOR,330 
RESISTOR,4.7K 
PUSH BUTTON MOMENTARY CONTACT SWITCH 
DIP SWITCH - 8 SPST SWITCHES 
MAP LAN FIBER CONNECTOR 
Table 2. Bill of Materials 
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IC18 
IC40 
IC16 
IC6 
IC21 
IC4,IC5,IC8 
IC38,IC39,IC45 
IC7,IC13,IC15 
IC17,IC46 
IC14,IC26 
IC22 
IC25,IC29 
IC28 
IC23,IC33 
IC9,IC10,IC11 
IC12,IC24,IC41 
IC42,IC43,IC44 
IC20 
IC2,IC3 
IC31,IC32 
IC34,IC35,IC36 
IC37 
IC19 
IC27 
ICJO 
Xl 
X2 
Cl,C2 
CJ 
RP2,RP3 
RP5,RP6 
R10,Rll,R12,Rl3 
R18 
R14,Rl5 
R3,R5 
Rl,R2,R19,R20 
R4,R6,R7,R8,R9 
R16,R17 
SW7 
SW1,SW2,SW3,SW4 
SW5,SW6 
CN3 
,· .. ,, .. ,.__ 
• 
SUMMARY 
The LAN Interface card can be used to interface an AT-
class personal computer to a fiber To.ken Passing Bus. · It 
simply plugs into an empty slot in the computer's backplane. 
Set the option switches to select I/0 base address, interr-
rupt number, and OMA number for the particular computer. 
Connecting the interface card to a fiber modem and the modem 
to a fiber cable system completes the hardware installation. 
c language primitives are available for initializing and 
software interfacing to the Token Passing Bus Controller. 
An application program may use these to interface to the 
controller and the computer is ready to communicate on the 
LAN. 
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